Blogs

This blog outlines the steps taken to design a 32-byte cache memory first in vhdl simulated using waveforms and then converted to full schematics and layouts using the cadence design tools optimized for space and power and ran lvs and drc checks on each part of the design.